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Abstract
Increasingly prevalent asymmetricmulticore processors (AMP)
are necessary for delivering performance in the era of limited
power budget and dark silicon. However, the software fails
to use them efficiently. OS schedulers, in particular, handle
asymmetry only under restricted scenarios. We have efficient
symmetric schedulers, efficient asymmetric schedulers for
single-threaded workloads, and efficient asymmetric sched-
ulers for single program workloads. What we do not have
is a scheduler that can handle all runtime factors affecting
AMP for multi-threaded multi-programmed workloads.
This paper introduces the first general purpose asymmetry-
aware scheduler for multi-threaded multi-programmed work-
loads. It estimates the performance of each thread on each
type of core and identifies communication patterns and bot-
tleneck threads. The scheduler then makes coordinated core
assignment and thread selection decisions that still provide
each application its fair share of the processor’s time. We
evaluate our approach using GEM5 simulator on four dis-
tinct big.LITTLE configurations and 26 mixed workloads
composed of PARSEC and SPLASH2 benchmarks. Compared
to the state-of-the art Linux CFS and AMP-aware schedulers,
we demonstrate performance gains of up to 25% and 5% to
15% on average depending on the hardware setup.
CCS Concepts • Computer systems organization →
Multicore architectures; Real-time operating systems; • Soft-
ware and its engineering→ Runtime environments.
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1 Introduction
Energy and power constraints are central in designing new
processors. Most processors will end up in energy-limited
devices, such as smartphones and IoT sensors. The power
wall limits howmuch switching activity we can have on each
chip. In such setting, heterogeneous systems provide energy-
efficeint processing for different types of workloads [25].
Initial heterogeneous systems combined, usually distinct,
devices with different Instruction Set Architectures (ISA)
but single-ISA asymmetric multicore processors (AMP) are
becoming increasingly popular. AMPs introduce new op-
portunities and challenges. Since all processors share the
same ISA, we do not have to prematurely tie a program’s
implementation to a specific type of processor. We can let
the OS scheduler make this decision at runtime, based not
only on which processor is appropriate for the workload but
also based on which processors are under-utilized. On the
other hand, this introduces an extra degree of freedom to
the already complex scheduling decision space. As a result,
efficient AMP scheduling has attracted a lot of attention in
the literature [22]. The three main factors influencing the
decisions of a general purpose AMP scheduler are:
Core sensitivity: Each core type is designed to handle dif-
ferent kinds of workloads. For example, in ARM big.LITTLE
systems big cores serve latency-critical workloads or work-
loads with Instruction Level Parallelism (ILP). Running other
kinds of workloads on them would not improve performance
significantly while consuming more energy. To build an ef-
ficient AMP scheduler, we need to predict which threads
would benefit the most from running on each kind of core.
Thread criticality: Executing a thread faster does not
always translate into better performance. If the threads of
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the application are unbalanced or are executed at different
speeds, e.g. because different threads run on different types
of cores, the application will be only as fast as the most
critical thread. A good AMP scheduler would accelerate it
as much as possible, regardless of core sensitivity.
Fairness: In multiprogrammed environments, making
decisions to accelerate each application in isolation is not
enough. Decisions should not only improve the utilization of
the system as whole, but should not penalize any application
disproportionately. Ideally, we need to spread the negative
impact of resource sharing equally across all applications, we
need fairness. For traditional schedulers this was easy: just
give applications CPU slots of equal time in a round robin
manner. AMPs make this simple solution unworkable. The
same amount of CPU time results in completely different
amounts of work on different processors.
Prior research [7, 8, 10, 13, 27] has explored bottleneck
and critical section acceleration, others have examined fair-
ness [20, 21, 29, 30, 33], or core sensitivity [2, 6, 19]. More
recent studies [14–16, 24, 28] have improved on previous
work by optimizing for multiple factors. Such schedulers are
good only for specific kinds of workloads. Only one previous
work, WASH [12], can handle general workloads composed
of multiple programs, each one single- or multi-threaded,
with potentially unbalanced threads, and with a total num-
ber of threads that may be higher than the number of cores.
While a significant step forward, WASH only controls core
affinity and does so through a very fuzzy heuristic. The for-
mer means that we cannot handle core allocation and thread
dispatching holistically to speed up the most critical threads.
The latter means that WASH has only limited control over
which threads runwhere, leavingmuch of the actual decision
making to the underlying Linux CFS scheduler.
Motivating Example: To demonstrate the problem, con-
sider the example shown in Figure 1, with an AMP system
that has a high performance big core, Pb , and a low perfor-
mance little core, Pl . Three applications are being executed -
α and β that have two threads, and γ that is single threaded.
The first thread of each application, α1 and β1, blocks the
second thread of their application, α2 and β2, respectively. α1
andγ enjoy a high speedupwhen executed on Pb .WASH [12],
the existing state-of-the-art multi-factor heuristic, would be
inclined to assign the high speedup thread and the two block-
ing threads to the big core. The thread selector of Pb has no
information about the criticality of the threads assigned to it,
so the order of execution depends on the underlying Linux
scheduler. A much better solution is possible if we control
both core allocation and thread selection in a coordinated,
AMP-aware way. In this case, we map the two threads that
benefit the most from the big core, γ and α1, to Pb , while
we map the other bottleneck thread, β1, to Pl . This will not
impact the overall performance of β . The thread selector
knows β1 is a bottleneck thread and executes it immediately.
So, what we lose in execution speed for β1, we gain in not
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Figure 1. Motivating Example: Multi-threaded multipro-
grammed workload on asymmetric multicore processors
with one big core Pb and one little core Pl . Controlling only
core affinity results in suboptimal scheduling decisions.
having to wait for CPU time. Similarly, this coordinated pol-
icy guarantees that α1 will be given priority over γ .
In this paper, we introduce COLAB, an OS scheduling pol-
icy for asymmetric multicore processors that can make such
coordinated decisions. Our scheduler uses three collaborat-
ing heuristics to drive decisions about core allocation, thread
selection, and thread preemption. Each heuristic optimizes
primarily one of the factors affecting scheduling quality: core
sensitivity, thread criticality, and fairness respectively. Work-
ing together, these multi-factor heuristics result in much
better scheduling decisions. We integrated COLAB inside
the Linux scheduler module, replacing the default CFS policy
for all application threads. The main contributions of our
work are: (1) The first AMP-aware OS scheduler targeting
general multi-threaded multiprogrammed workloads. (2) A
set of collaborative heuristics for prioritizing thread based
on core sensitivity, thread criticality, and fairness. (3) Up to
25% and 21% lower turnaround time, 11% and 5% on average,
compared to the Linux CFS and WASH scheduler.
2 Background and Related Work
Initially described by Kumar et al. [17, 19], single-ISA het-
erogeneous multicore processors allow for more efficient
processing, but to realize this we need the OS scheduler to
match threads with cores more suited to their requirements.
A straightforward way to determine good matches is based
on the IPC of the application on each kind of core. While
easy to understand and perform, IPC is a reliable metric of
performance only for single threaded applications, the eval-
uation of all possible mappings might be lengthy, and it will
be affected by resource sharing and phase changes.
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Table 1. Qualitative Analysis on Related Work
Approaches Core
Sens.
Fairness Bottle-
neck
Collaborative
Kumar, et al [19] ✓
Li, et al [20] ✓
Suleman, et al. [27] ✓
Saez, et al. [24] ✓ ✓
Craeynest, et al. [28] ✓ ✓
Cao, et al. [6] ✓
Joao, et al [14] ✓ ✓
ARM [11] ✓ ✓
Kim, et al [16] ✓ ✓
Jibaja, et al [12] ✓ ✓ ✓
COLAB ✓ ✓ ✓ ✓
To work around some of these problems, other approaches
have used performance models to predict the speedup due to
executing a thread on another core type. Saez et al. [24] build
such a model based on ILP and LLC miss rates, Craeynest et
al. [29] used CPI stack, ILP, and MLP, while Jibaja et al [12]
applied Principal Component Analysis to select the perfor-
mance counters most closely correlated with performance
and built a linearmodel out of them. In all cases, the predicted
speedup is used to decide Core Sensitivity, how sensitive the
thread’s performance is on the type of core used. The more
sensitive threads are assigned to high performance cores
exclusively, the rest can be assigned to any type of core.
Acceleration of bottleneck and critical threads is also nec-
essary for high performance on AMPs. Kumar et al. [18]
early on identified the benefit of executing Amdahl’s serial
bottlenecks on high performance cores, while executing par-
allel code in low performance, low power cores. Suleman et
al. [27] proposed accelerating critical code sections too, in
order to minimize the time a thread works on shared data
and keep such data on the big core caches. Joao et al. [13, 14]
generalized this idea by identifying and accelerating bottle-
neck functions dynamically. Using programmer hints and
hardware support, they measure the number of cycles spent
by each thread waiting on data from a (potential) bottleneck
function. If above a waiting cycle threshold, the function
is accelerated. Jibaja et al. [12] proposed finding bottleneck
Java threads by measuring waiting time on contended locks.
Maintaining scheduling fairness is an additional challenge
introduced by AMPs. Fair schedulers try to balance the pro-
cessing time given to each thread, process, or process group.
Most implementations regard all sources of processing time
as equivalent, which is not the case with AMPs. Li et al [21]
introduced asymmetry-aware load balancing where the load
assigned to each core is proportional to its processing power.
Craeynest et al. [28] built an equal progress scheduler. Us-
ing their performance model they were able to estimate the
amount of small core processing time that each core should
be given to progress as much as it has. The scheduler then pri-
oritized threads so that the progress of all threads is the same.
Figure 2. A diagram of Performance Factors and Relation-
ships with Scheduling Functions
Multiple other scheduling heuristics have tried to maximize
fairness on AMPs [16, 30, 33] but for restricted scenarios.
Among all previous work on AMP schedulers, only ARM
GTS [11], Kim and Huh [16] and Jibaja et al. [12] targeted
the general case of multi-threaded multi-programmed work-
loads. ARM GTS only controls the affinity of threads based
on each thread’s load average. High load threads run on big
cores, low load threads run on little cores. GTS does not
handle other aspects of heterogeneous scheduling, such as
fairness and inter-thread communication. The uniformity
fairness policy used in [16] focuses only on fairness and core
sensitivity, without provision for bottleneck acceleration.
WASH [12] is the closest existing scheduler to ours. It han-
dles core sensitivity, bottlenecks, and maintains fairness for
the general scheduling case but controls only core affinity,
leaving all other decisions to the baseline Linux scheduler.
We use aWASH-like implementation for the Linux scheduler
as our state-of-the-art. A summary with qualitative compar-
ison on the related work is shown in Table 1.
3 Multi-factor Coordinated Scheduler
We analyze the performance impact of multiple runtime
performance factors and their relationships with different
functional units in the scheduler. We build a scheduler which
addresses these performance problems in a coordinated way.
3.1 Runtime Factor Analysis
Figure 2 shows the relationships between runtime perfor-
mance factors and the functions which address them. In
order to achieve runtime collaboration, both core allocator
and thread selector share information and account for all
measured performance factors, including core sensitivity,
bottleneck acceleration and fairness,as illustrated below:
Core Allocator: AMP-aware Core allocators are mainly
directed by the core sensitivity factor – migrating a high
speedup thread (with a large differential between big and lit-
tle core execution time) from a little core to execute on a big
core will generally provide more benefit thanmigrating a low
speedup thread. However, this heuristic is overly simplistic.
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Issues are revealed when the bottleneck factor is considered
simultaneously on multiprogrammed workloads. Previous
approaches [12] simply combine the calculation from bottle-
neck acceleration and predicted speedup together, but this
can result in suboptimal scheduling decisions – both locking
threads and high speedup threads may be accumulating in
the runqueues of big cores as is illustrated in the motivating
example in the Introduction. More intelligent core allocation
decisions can be made by avoiding a simple combination of
bottleneck acceleration and speedup – the overall schedule
can benefit from a more collaborative execution environ-
ment where big cores focus on high speedup bottleneck
threads, and little cores handle other low speedup bottle-
necked threads without additional migration. Furthermore,
core allocators are desired to achieving relative fairness on
AMPs by efficiently sharing heterogeneous hardware and
avoiding idle resource as much as possible. Simply mapping
ready threads uniformly between different type of cores
can not achieve true load-balancing – the number of ready
threads prioritized on different type of core is different and
thus, a hierarchical allocation should be applied to guaran-
tee the overall fairness, which avoids the need to frequently
migrate threads to empty runqueues.
Thread Selector: Thread selector makes the final deci-
sions on which thread will be executed during runtime. It
is usually the responsibility of thread selector to avoid bot-
tlenecking by thread blocking. In a multi-thread multipro-
grammed environment, multiple bottleneck threads from
different programs may need to be accelerated simultane-
ously with constraint hardware resources. Instead of simply
detecting the bottleneck threads and throwing all of them to
big cores as previous bottleneck acceleration schedulers [12–
14], the thread selector needs to make collaborative decisions
– ideally, both big cores and little cores select bottlenecks
to run simultaneously. Core sensitivity is usually unrelated
to the thread selector – whether a thread can enjoy a high
speedup from a big core compared with a little core is unre-
lated to which runqueue it is on, or came from. Therefore
the thread selector should separate thread priority caused
by core sensitivity and solely base decisions on bottleneck
acceleration. One exception is that when the runqueue of
a big core is empty and the thread selector is invoked –
the speedup factors from core sensitivity of ready threads
should be considered only in this case. Big cores may even
preempt the execution of little cores when necessary. The
final concern of thread selector is about fairness. Scaling
time slice of threads by updating the time interval of thread
selector has been shown to efficiently guarantee the equal
progress [28] in multi-threaded single-program workloads
and achieve fairness. Problems occur when targeting multi-
threaded multi-programmed workloads. Simply keeping a
thread-level equal progress is not enough to guarantee the
multi-application level fairness – the thread selector should
Figure 3. Coordinated Model by Multi-factor Collaboration
ensure the whole workload is in equal progress without pe-
nalizing any individual application. In fact, multi-bottleneck
acceleration by both big and little cores does provide an
opportunity for this - the thread selector makes the best
attempt to keep fairness on all applications by accelerating
bottlenecks from all of them and as soon as possible.
3.2 Collaboration
To address the problems detailed above, we designed a coor-
dinated multi-factor scheduler in which the core allocator
and the thread selector collaborate to achieve high perfor-
mance and high fairness, when compared toWASH [12]. The
flowchart of our model is shown in Figure 3. Collaboration
is facilitated by periodically labeling ready threads in two
different categories, based on runtime models of speedup
prediction and bottleneck identification:
Labels for Core Allocation: Threads with high predicted
speedup between big and little cores will be labeled as high
priority on big cores. Threadswith both low predicted speedup
and blocking levels – non-critical threads – will obtain high
priority on little cores (and low priority on big cores). Re-
maining threads obtain equal priority on either big or little
cores – these threads can then be allocated freely to balance
the load of cores.
Labels for Thread Selection: Threads with high blocking
level will be labeled as high priority on local thread selection.
The same priority will be given on these blocking threads
whether the issuing cores are big or little, so the labels of
thread selection do not distinguish the type of cores.The
label nevertheless records the type of the current core –
threads always have priority to be selected by the same type
of cores if there exists a core of the same type with an empty
runqueue. Running threads on little cores are also labeled as
they may be preempted to migrate and execute on big cores
when suited, but running threads will never have priority
over waiting ready threads.
After the labeling process, fairness, core sensitivity and
bottleneck acceleration are represented by labels on threads
can be handled by either the core allocator or the thread
selector or both together. Based on this coordinated model,
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the core allocator and thread selector handle different priori-
ties queues from the set of ready threads – their decisions
are not greedy on a mixed multi-factor ranking like WASH,
rather provide a collaborative schedule. Another important
issue handled by the collaborative multi-factor model is to
ensure equal-progress of threads as shown in the upper-right
corner of Figure 3. Instead of interfering with the priority
and decisions of thread selection, we achieve equal progress
in threads by our scaled time slice approach, based on the
predicted speedup value of threads running on big cores. The
slices of threads on big cores are relative shorter than on little
cores. The thread selection function is triggered more often
to swap executing threads on big cores, which guarantees
the relative equal-progress of threads executed on all cores.
The runtime model periodically extracts the performance
counters, which represents the current execution environ-
ment of multi-threaded multi-programmed workloads on
the AMPs. The model then computes the updated runtime
factors, including the predicated speedup value and block-
ing counts. This information is attached to the threads and
reported back to the multi-factor labeler for next round. We
present our runtime implementations in the section below.
4 Runtime Design and Implementation
We implement our approach on the GEM5 simulator [5],
modifying the simulator and constructing interfaces between
the Linux kernel v3.16 with the CFS scheduler.
4.1 Runtime Factors Implementations
To implement the runtime multi-factor model, we update
the main scheduler function __sched__schedule() of the
Linux kernel by adding a thread labeling process as described
in section 3.2 above. A similar approach is followed by our
WASH re-implementation when updating thread affinities.
Machine Learning based Speedup Prediction: Predict-
ing the relative speedup of each thread between different
core types is central for any scheduler targeting AMPs. Our
prediction uses an offline trained speedup model to estimate
speedups online. This is a common approach in previous
works [12, 24, 28]. To construct the training set, we run all
applications in single-program mode with two symmetric
configurations, using either only little cores or only big cores.
We first record all 225 performance counters of the simulated
big cores and the relative speedup between the two configu-
rations. Since on a real system, we do not have access to all
performance counters simultaneously, we apply Principal
Component Analysis (PCA) technique [31] to select the six
performance counters with the largest effect on speedup
modeling. We then normalize all counters to the number of
committed instructions and use linear regression to build
the final model, shown in Table 2.
Bottleneck Identification: On modern Linux systems
synchronization primitives are almost always implemented
using kernel futexes, regardless of the threading library used.
Futex-based mechanisms use a single atomic instruction in
Table 2. Selected performance counters and Speedup Model
Selected GEM5 performance counters by PCAT
Index Name Description [5]
A: fp_regfile_writes # integer regfile writes
B: fetch.Branches # branches encountered
C: rename.SQFullEvents # SQ-full blocks
D: quiesceCycles # interrupt waiting cycles
E: dcache.tags.tagsinuse # tags of dcache in use
F: fetch.IcacheWaitRetryStallCycles # MSHR-full stall cycles
G: commit.committedInsts # instructions committed
Linear predictive speedup model
2.6109+((0.0018*-0.185A)+(0.0259*0.187B)+
(0.1047*0.194C)+(-0.023*0.238D)+(0.0492*-0.299E)+(-0.1388*-0.227F))/G
user space to acquire or release the futex, if it is uncontested.
Otherwise, it triggers system calls to forces the thread to
sleep or to wake up sleeping threads. This gives us a conve-
nient single point for monitoring blocking patterns between
threads. We first add code in futex_wait_queue_me() and
futex_lock_pi(), right before the active thread starts wait-
ing on a futex. We record the current time and store it
in the task_struct of the thread. We then insert code in
wake_futex() and wake_futex_pi(), right before the wait-
ing task is woken up by the thread releasing the futex. There
we calculate the length of the waiting period and we accumu-
late it in the task_struct of the thread releasing the futex.
This way we are able to measure the cumulative time each
thread has caused other threads to wait. We use this as our
metric of thread criticality for the rest of the paper.
Speedup based Scale-slice Preemption: Although we
implement our scheduler on Linux kernel by fully re-writing
both the core allocator and thread selector, the underlining
preemption mechanism of Linux is applying the virtual run-
time vruntime in CFS with red-black tree data structure -
whenever a new task is enqueued, a preemption wake-up
function is invoked to check whether the new coming task
should preempt the current task by computing the difference
in vruntime and comparing with a boundary. To achieve
equal-progress on AMPs, threads running on different types
of cores should have different time slices instead of trying
to achieve complete fairness on time. We update the default
preemption function wakeup_preempt_entity() in Linux
by constructing an interface to the GEM5 simulator. To en-
sure relative equal progress, we apply our runtime speedup
model to update the vruntime of the task by dividing it by
the its speedup value if the triggering core is a big core.
4.2 Scheduling Algorithm Implementation
Our scheduling algorithm (see Alg. 1) is implemented by over-
riding the default task selector pick_next_task_fair()
and core allocator select_task_rq_fair() in Linux kernel
supported by the runtime factors. In line with standard Linux
notation, we use rq and cur to represent runqueue and the
current task of a core, respectively. We describe the two main
functions followed by a discussion on scheduling overhead:
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Algorithm 1 Collaborative Multi-factor Scheduler targeting
Asymmetric Multicore Processors
_core_alloctor_(thread_struct t ){
if t.high_speedup
return rr_allocator_(big_cores)
if t.low_speedup & t.low_block
return rr_allocator_(little_cores)
else return rr_allocator_(cores) }
_thread_selector_(core_struct c){
if !empty(c.rq)
return max_block_(c.rq)
if !empty(c.sched_domain.rq)
return max_block_(c.sched_domain.rq)
if c.cpu_mask == big
return max_block_(c.sched_domain_little.cur)
else return idle }
Hierarchical Core Allocator: When a spawned or wo-
ken thread is ready to be executed, the core allocator will be
invoked to assign this thread to a core’s runqueue. To achieve
relative load balancing and consider the influence from the
core sensitivity factor, we involve a hierarchical round-robin
mechanism rr_allocator_(). Indicated by the speedup and
blocking labels, threads are allocated to different core groups.
Threads with high speedup will be round-robin assigned in
big core clusters. Low speedup and low blocking threads
will only be assigned in little core clusters. Remaining ready
threads (usually with average speedup level and little block-
ing) will be relatively equally allocated to both core types by
rr_allocator_(). This final round-robin decision helps to
keep both core clusters equally occupied and load balanced.
Biased-global Thread Selector: The thread selector is
based on the principle of accelerating themost critical/blocking
thread as soon as possible. The selector always tries to choose
a thread from the local runqueue first. When there are no
ready threads and migration is beneficial, the core triggers
the migration of a candidate thread waiting in another run-
queue. The highest blocking thread will be selected. To re-
duce the overhead of accessing state in other runqueues, we
follow the same principle as the default Linux CFS scheduler,
returning the best candidate thread from the local core group
first. Further, we allow a big core to select and preempt a
running thread on a little core to accelerate it. Big cores are
allowed to go idle only when there is no ready thread left -
for instance, we do not allow a little core to preempt a big
core’s execution. The equal-progress for achieving fairness
is addressed by the scale-slice preemption checker – we give
each thread a maximum time slice relative to its expected
performance on the asymmetric core.
Scheduling Overhead: The overhead of the performance
model is small. It is updated only every 10 msec and it re-
quires the evaluation of the linear regression equation for
each thread. To maintain per task performance counter infor-
mation we need to access the hardware performance coun-
ters every time we context switch. The cost of doing so is
negligible, around 100 cycles on big.LITTLE. The rest of
scheduling overhead comes from labeling all threads based
on predicted speedup and blocking level every 10 msec. This
is similar to the scheduling overhead of WASH and is infre-
quent enough to not affect us.
5 Experimental Evaluation
5.1 Experimental Setup
Experimental Environment: We ran our experiments on
GEM5, simulating an ARM big.LITTLE-like architecture. The
big cores are similar to out-of-order 2 GHz CortexA57 cores,
with a 48 KB L1 instruction cache, 32 KB L1 data cache and 2
MB L2 cache. The little cores are similar to in-order 1.2 GHz
CortexA53 ones, with a 32 KB L1 instruction cache, 32 KB L1
data cache and 512 KB L2 cache. We evaluated four distinct
hardware configurations: 2B2S, 2B4S, 4B2S, 4B4S, where B
denotes big cores and S denoted little cores. We chose to
use a simulated environment to make it easier to evaluate
our approach on multiple different hardware configurations.
While we targeted simulated ARM cores, the underlying
general procedure and model can be implemented on any
real processor as long as they provide enough hardware
performance monitor units (PMU). All hardware counters
used by our model are supported by the real ARM Cortex-
A57/A53 [1] PMU.
Table 3. Benchmarks categorization [4, 26, 32]
Name Sync. Rate Comm/Comp Ratio
blackscholes low high
bodytrack medium high
dedup medium high
ferret high medium
fluidanimate very high low
freqmine high high
swaptions low low
radix low high
lu_ncb low low
lu_cb low low
ocean_cp low low
water_nsquared medium medium
water_spatial low low
fmm medium low
fft low high
Workloads: For ourworkloadswe used 15 different bench-
marks (Table 3), pulled fromPARSEC3.0 [3] and SPLASH2 [32].
To keep the simulation time reasonably short, we use the
simsmall inputs. We group the benchmarks based on two
criteria: a) synchronization intensity and b) communication
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Table 4.Multi-programmed Workloads Compositions
Synchronization-intensive VS Non-synchronization-intensive Workloads
Index Workload Composition Synchronizations Threads
Sync - 1 water_nsquared - fmm intensive 4
Sync - 2 dedup - fluidanimate intensive 18
Sync - 3 water_nsquared - fmm - fluidanimate - bodytrack intensive 9
Sync - 4 dedup - ferret - fmm - water_nsquared intensive 20
NSync - 1 water_spatial - lu_cb non-intensive 4
NSync - 2 blackscholes - swaptions non-intensive 16
NSync - 3 radix - fft - water_spatial - lu_cb non-intensive 8
NSync - 4 blackscholes - ocean_cp - lu_ncb - swaptions non-intensive 20
Communication-intensive VS Computation-intensive Workloads
Index Workload Composition Comm/Comp Threads
Comm - 1 water_nsquared - blackscholes Communication-intensive 4
Comm - 2 ferret - dedup Communication-intensive 16
Comm - 3 water_nsquared - fft - radix - bodytrack Communication-intensive 9
Comm - 4 blackscholes - dedup - ferret - water_nsquared Communication-intensive 20
Comp - 1 water_spatial - fmm Computation-intensive 4
Comp - 2 fluidanimate - swaptions Computation-intensive 17
Comp - 3 lu_ncb - fmm - water_spatial - lu_cb Computation-intensive 8
Comp - 4 fluidanimate - ocean_cp - lu_ncb - swaptions Computation-intensive 20
Random-mixed Multi-programmed Workloads
Index Workload Composition Threads Index Workload Composition Threads
Rand - 1 lu_cb - dedup 19 Rand - 6 water_spatial - fmm - fft - fluidanimate 21
Rand - 2 lu_ncb - bodytrack 10 Rand - 7 fmm - water_spatial - ferret - swaptions 20
Rand - 3 ferret - water_spatial 9 Rand - 8 water_spatial - water_nsquared - ferret - freqmine 17
Rand - 4 ocean_cp - fft 8 Rand - 9 blackscholes - bodytrack - dedup - fluidanimate 55
Rand - 5 freqmine - water_nsquared 6 Rand - 10 lu_cb - lu_ncb - bodytrack - dedup 53
vs computation intensity. For each group, we randomly gen-
erate workloads with variable numbers of benchmarks and
threads. These workloads allow us to investigate the behav-
ior of the three scheduling policies under different extremes.
To explore the general case of scheduling for an AMP system,
we also randomly generate 10 workloads with benchmarks
from all groups. Table 4 shows the selected workloads. For
all of them, the experiment starts from a checkpoint taken
after all benchmarks have completed their initialization.
Each individual result represents the average over two
simulations with different core orders - either big cores first
or little cores first. Even small variations in the initial state
of the system can have a significant effect on scheduling
decisions and thus performance. For the Linux scheduler
in particular, the order of starting benchmarks will decide
which benchmarks will be initially assigned to big and little
cores. By varying the initial state and measuring average
runtimes over multiple simulations, we minimize the effect
of randomness on our evaluation.
Metrics: Our evaluation uses two metrics to quantify
scheduling efficiency: Heterogeneous Average Normalized
Turnaround Time (H_ANTT) andHeterogeneous System Through-
put (H_STP). They are based on ANTT and STP, as intro-
duced in [9]. Both ANTT and STP use as their baseline the
runtime of each application when executed on its own, i.e.
when there is no resource sharing and scheduling decisions
have little effect. ANTT is the average slowdown of all appli-
cations in the mix relative to their isolated baseline runtime.
STP is the sum of the throughputs of all applications, relative
to their isolated throughput.
For AMPs, these two metrics fail to work as intended. The
runtime when executed alone is still affected by scheduling
decisions, e.g. which threads to run on big cores. To overcome
the problem, our modified metrics H_ANTT and H_STP use
the runtime of each application in the mix when executed
alone on a system where there are only big cores. If the turn-
around time of each application i while being co-scheduled is
TMi and the turnaround time for the same application when
running alone on a big-only system is T SBi , then:
H_ANTT = 1
n
n∑
i=1
TMi
T SBi
, H_STP =
n∑
i=1
T SBi
TMi
When we evaluate a single benchmark on its own, we use
the Heterogeneous Normalized Turnaround Time (H_NTT):
H_NTT = T
M
T SB
H_ANTT and H_NTT are better when lower, H_STP is bet-
ter when higher. For most figures, we further normalize our
results relative to the Linux CFS results for the same config-
uration and workload.
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Schedulers:We evaluate COLAB by comparing it against
the default Linux CFS scheduler [23] and a state-of-the-art
realistic scheduler based on WASH [12]. CFS is the default
Linux scheduler and it provides fairness while trying to
maximize the overall CPU resource utilization. The origi-
nal WASH was implemented inside a Java VM to control
Java thread affinities. In our re-implementation of WASH,
we use the same heuristic but we drive it with a core sensi-
tivity model that fits the simulated system and we use it for
controlling all application threads.
5.2 Single-programmed Workloads
Much of the research on AMP scheduling focuses on single-
programmed workloads, where fairness and load balancing
are not important and the focus is on core sensitivity and
bottleneck acceleration. In this section, we examine how
COLAB fares under this scenario. Figure 4 shows H_NTT
under Linux (blue), WASH (red) and COLAB (violet), for
our multi-threaded benchmarks when executed alone on a
2-big-2-little hardware configuration. We do not consider
the three SPLASH2 benchmarks fmm, water_nsquared and
water_spatial, since they do not support more than 2 threads
with simsmall input size on GEM5 and scheduling them
optimally for performance is trivial.
The AMP-agnostic Linux scheduler is inappropriate for
most benchmarks. COLAB improves H_NTT by up to 58%
and by 12% on average and up to 173% over Linux CFS for
ferret, where most computation happens in a pipeline pat-
tern with unbalanced stages. AMP-aware schedulers take
advantage of that by scheduling the longest stages, the bot-
tleneck threads, on big cores. As a result, COLAB does only
13% worse than running on a system with four big cores.
Compared to WASH, COLAB achieves its best result for flu-
idanimate. Previous work [4] has shown that fluidanimate
has around 100x more lock-based synchronizations than
other PARSEC applications. Our collaborative core alloca-
tion and thread selection policy is much better thanWASH at
prioritizing bottleneck threads. As a result, we reduce turn-
around time by 30% compared to Linux and 20% compared
to WASH. In some cases, such as bodytrack, lu_ncb, or fre-
qmine, AMP-awareness has little effect on performance. Such
benchmarks split work dynamically between threads, which
then all have the same core sensitivity and the application
adapts automatically to asymmetries in processing speed.
AMP-aware policies offer no benefit while introducing over-
heads, as was also noted in [12]. The pipeline benchmark
dedup has five stages to stream the input set. When there
are more threads than available cores, both heterogeneous-
aware schedulers can not service the excess threads in time,
resulting in a certain impact on overall system performance.
There is only one case where COLAB performs significantly
worse than WASH. For swaptions, we perform as well as the
AMP-agnostic Linux scheduler while WASH improves turn-
around time by 31%. This is because the bottleneck threads
of swaptions are core insensitive while the non-bottleneck
threads are core sensitive. This being the ideal case forWASH,
it improves turnaround time while we fail to do the same.
On average, WASH and COLAB perform similarly well
and improve performance by 12% compared to Linux when
handling single program workloads. This is a limited sce-
nario, with no need for fairness and a simple decision space.
COLAB was not expected to perform much better than the
state-of-the-art, doing as well as it is a positive result.
5.3 Multi-programmed Workloads
The main aim of the COLAB scheduler is to target workloads
of multiple multi-threaded programs, which represents the
most general case for CPU scheduling. In this section, we
evaluate the performance of COLAB in this setting. Overall,
our scheduler is able to outperform both the Linux CFS and
WASH when there is room for improvement. This is par-
ticularly true when we have a limited number of big cores
and/or many communication-intensive benchmarks. In such
cases, we need to consider at the same time both core affinity
and thread bottlenecks. COLAB can do that, while CFS and
WASH cannot, leading to significant performance improve-
ments. In the rest of this subsection, we examine the behavior
of COLAB under four different hardware configurations for
the five different classes of workloads shown in Table 4.
Synchronization-intensive vs Synchronization Non-
intensive workloads: The synchronization-intensive group
contains workloads where all programs have high synchro-
nization rates. Because of this, we expect them to have a large
number of bottleneck threads, so COLAB should be able to
schedule them better than CFS and WASH. Conversely, syn-
chronization non-intensive workloads should provide few
opportunities for COLAB to improve on CFS and WASH.
Figure 5 show the performance of all three schedulers
for each workload class and hardware configuration. The
two plots show the average H_ANTT (top) and the average
COLAB: A Collaborative Multi-factor Scheduler for Asymmetric Multicore Processors CGO’20, February 22–26, 2020, San Diego, CA, USA
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Figure 5. Performance of Synchronization-Intensive and
Non-Synchronization-Intensive Workloads. All results are
normalized to the Linux CFS ones. Lower is better for
H_ANTT and higher is better for H_STP.
H_STP (bottom). The left and right half of each plot con-
tain the results for the synchronization-intensive (Sync) and
synchronization non-intensive (N_Sync) workload classes,
respectively. The results agree with our expectations. We
observe that COLAB improves the turnaround time of Sync
workloads by around 15% and 4% on average compared to
CFS and WASH, respectively. We also see that hardware
configurations with low core counts, such as 2B2S, favor
COLAB. We reduce turnaround time by up to 20% over CFS
and by up to 16% over WASH. With fewer cores, the pressure
from co-executed applications rises and properly balancing
bottleneck acceleration and core sensitivity across multiple
programs becomes increasingly difficult. WASH places all
bottleneck threads onto the big cores, which results in these
threads having to wait for CPU time in busy run queues,
ending up with only 3% of performance improvement over
Linux. COLAB handles these bottleneck threads in a more
holistic way, improving turnaround time by 20% and system
throughput by 27%, compared to Linux.
As for N_Sync workloads, there are few bottleneck threads
to be accelerated, making scheduling decisions much eas-
ier. As a result, both COLAB and WASH perform similarly
to Linux, with COLAB improving average turnaround time
by 6% and average system throughput by 12% compared
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Figure 6. Performance of Communication-Intensive and
Computation-Intensive Workloads. All results are normal-
ized to the Linux CFS ones. Lower is better for H_ANTT and
higher is better for H_STP.
to Linux. An interesting point is that COLAB does signif-
icantly better (10% and 15% improvement on turnaround
time) than WASH and Linux for N_Sync workloads on the
4B2S configuration. In this case, where we have sufficient
big core resources without enough critical threads, WASH
keeps migrating predicted critical threads on big cores even
when there is no actual need. However, COLAB will make
intelligent decisions by keeping relatively more threads on
little cores, which gives more chance for big cores to always
execute the limited really critical threads as soon as possible.
Communication-intensive vsComputation-intensive
workloads:When handling programswith high communication-
to-computation ratios, bottleneck threads are likely to arise
and accelerating them is critical. This is an ideal scenario for
COLAB. On the other hand, workloads with little communi-
cation are easier to schedule, so CFS and WASH should do
reasonably well, leaving little space for improvement.
Figure 6 shows the evaluation results for these two classes
of workloads, Comm and Comp. Both COLAB and WASH im-
prove over the Linux scheduler for communication-intensive
workloads. They, however, offer different advantages on dif-
ferent hardware configurations. COLAB distributes the bot-
tleneck threads to both big and little cores which is extremely
important when having only two big cores (2B2S, 2B4S). CO-
LAB improves the turnaround time by up to 21% compared
CGO’20, February 22–26, 2020, San Diego, CA, USA Teng Yu, et al.
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Figure 7. Performance of 2- and 4-programmed Workloads.
All results are normalized to the Linux CFS ones. Lower is
better for H_ANTT and higher is better for H_STP.
to Linux and 15% compared to WASH on the 2B4S configura-
tion. When more big cores are available, WASH does better
as it keeps all bottleneck threads on big cores. On these con-
figurations, WASH improves turnaround time by up to 18%
over Linux (on the 4B4S configuration) and up to 10% over
COLAB (on the 4B2S configuration). On average, COLAB
reduces turnaround time by around 12% compared to Linux
and 1% compared to WASH for the communication-intensive
workload class. Figure 6 also confirms that there are few op-
portunities for better scheduling with computation-intensive
workloads. Still, COLAB does better than WASH and Linux.
Its turnaround time and system throughput are improved
by around 10% and 15%, respectively, compared to Linux
and 5% compared to WASH. This is, again, due to a fact that
multiple bottlenecks are distributed both to big and little
cores, which results in more efficient use of the available
hardware resources for the few bottlenecks that are present.
Mixed workloads: This class of workloads represents the
general case of different applications with different needs,
affinities, and communication patterns competing for the
same cores. Figure 7 shows the results for 10 such workloads.
COLAB performs very well for these workloads: more di-
verse programs mean more asymmetry, more bottlenecks,
more critical threads, and more potential for acceleration.
Our collaborative multi-factor scheduler carefully balanc-
ing all scheduling aims (core sensitivity, thread criticality
and fairness) leads to a significant performance gain against
WASH and Linux. COLAB improves turnaround time and
system throughput by around 12% and 11% compared to
Linux and around 8% and 7% compared to WASH.
Thread and program count: To examine the impact of
thread and program count on the behavior of each scheduler,
we grouped our experimental results based on these two
properties. Figure 8 shows the performance of all schedulers
both for workloads with a low thread count (less than the
core count for that hardware configuration) and for work-
loads with a high thread count (at least double higher than
the maximum core count). We observe that both COLAB and
WASH perform significantly better than Linux for workloads
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Figure 8. Performance of low number of application threads
and high number of application threads Workloads. All re-
sults are normalized to the Linux CFS ones. Lower is better
for H_ANTT and higher is better for H_STP.
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Figure 9. Performance of 2- and 4-programmed Workloads.
All results are normalized to the Linux CFS ones. Lower is
better for H_ANTT and higher is better for H_STP.
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with a low number of threads. Fewer threads make it easier
to identify bottleneck threads and give them the resources
they need - either by migrating them to big cores (WASH
and COLAB) or by prioritizing them on little cores (COLAB).
With limited big core resources, COLAB does much better
than WASH since it distributes bottleneck threads on all
available cores, avoiding overloading the few big cores and
keeping the little cores idle. COLAB outperforms Linux by
up to 25% (2B4S) and WASH by up to 21% (2B4S) on turn-
around time. On average, COLAB improves turnaround time
and system throughput by around 20% and 35% compared to
Linux and around 8% and 11% compared to WASH for work-
loads with a low number of threads. For workloads with a
high thread count, neither Linux nor WASH are able to im-
prove much on Linux. Overloading the system with threads
means that, regardless of where we place threads, cores will
have long runqueues. In this case, all cores will have long run
queues and COLAB and WASH increase the management
overhead (including more frequent thread migrations) with
little benefit, leading to performance degradation. Of the two
heterogeneity-aware schedulers, COLAB, with its scale-slice
technique, more frequently migrates threads, which results
in a slightly worse performance than WASH. On average,
COLAB improves turnaround time and system throughput
by less than 2% and 3% compared to Linux, while WASH
slightly outperforms COLAB by 2% on turnaround time and
0.2% on system throughput.
We see a similar picture when we considered workloads
with different number of programs in them. Figure 9 shows
the performance of all schedulers for 2-programmed and
4-programmed workloads. As in the case of high and low
thread counts, increasing the number of co-executed pro-
grams gives higher pressure on the scheduler, increasing the
waiting time of threads in runqueues and reducing the di-
rect benefit of migration between waiting threads. But more
programs also cause more bottlenecks and provide new op-
portunities for co-acceleration instead of only increasing
data-parallel threads. By intelligently distributing bottleneck
threads from different programs between big and little cores,
COLAB faces less problems than WASH from the pressure
of increasing programs.
As a result, both COLAB and WASH outperform Linux by
more than 10% on 2-programmed workloads on turnaround
time and COLAB can keep the 10% performance gain also
on 4-programmed workloads, while WASH reduced to only
have 5% performance gain on 4-programmed workloads. As
for system throughput, COLAB improves by 23% and 12% on
2-programmed and 4-programmed workloads compared to
Linux while improves by 5% and 6% on 2-programmed and
4-programmed workloads compared to WASH.
Summary of Experiments:Our experiments showed that
the state-of-the-art heterogeneous-aware WASH scheduler
struggles to make better scheduling decisions that the Linux
schedules for synchronization-intensiveworkloads, computation-
intensive workloads, low threads number workloads, high
program number workloads, mixed multi-class workloads
and limited big cores configurations. Trying to handle both
core sensitivity, bottleneck acceleration and fairness through
thread affinity alone may lead to too many threads assigned
to big cores. Instead, we assign on big cores only threads
which run significantly faster on them and we prioritize run-
ning bottleneck threads regardless of their thread affinity.
This leads to improved turnaround time, higher throughput,
and better use of the processor resources compared to both
Linux andWASH. In summary from all 312 experiments, CO-
LAB improves turnaround time and system throughput by
11% and 15% compared to Linux and by 5% and 6% compared
to WASH.
6 Conclusion
We presented the novel COLAB scheduling framework that
targetsmulti-threadedmultiprogrammedworkloads on asym-
metric multicore processors (AMPs) which occupy a signifi-
cant part of the processor market today, especially in embed-
ded systems. COLAB is the first general-purpose scheduler
that, by making collaborative decisions on core sensitivity,
thread criticallity and scheduling fairness, optimises all these
three factors that affect the AMP scheduling - core affinity,
thread criticality, and scheduling fairness.
We have demonstrated on a number of different workloads
comprised of benchmarks taken from the state-of-the-art
parallel benchmark suites PARSEC3.0 and SPLASH-2, simu-
lating a number of different AMP configurations using the
well-known GEM5 simulator, that the COLAB scheduler out-
performs state-of-the-art WASH and Linux CFS schedulers
by up to 21% and 25%, respectively, in terms of turnaround
time (5% and 11% on the average). We also demonstrate im-
provements of 6% and 15% in terms of system throughput
on the average. This demonstrates the applicability of our
approach in realistic scenarios, allowing better execution
times for parallel workloads on AMP processors without
additional effort from the programmer.
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